

JRW



PATENT
8070-1003

IN THE U.S. PATENT AND TRADEMARK OFFICE

In re application of

Tatsuya SUZUKI et al. Conf. 7159

Application No. 10/685,571 Group 2812

Filed October 16, 2003 Examiner W. Lindsay, Jr.

METHOD FOR MANUFACTURING SEMICONDUCTOR
DEVICE AND SEMICONDUCTOR DEVICE

CORRECTION

Assistant Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

December 10, 2004

Sir:

The amendment filed November 30, 2004 does not accurately state the election.

Our "Remarks" say that applicants elect Group I, claims 1-28 and 30, drawn to the method. Actually, of course, it is Group II that is drawn to the method and that we elect.

Therefore, examination should proceed of Group II, claims 1-28 and 30.

Respectfully submitted,

YOUNG & THOMPSON

A handwritten signature in black ink, appearing to read "Robert J. Patch".

Robert J. Patch, Reg. No. 17,355
745 South 23rd Street
Arlington, VA 22202
Telephone (703) 521-2297
Telefax (703) 685-0573

RJP/lrs